

PTO-1449

Serial No.
09/728,441

Date Mailed: June 30, 2004

Filing Date:
December 1, 2000

Group Art Unit:
2183

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
						JUL 07 2004
						Technology Center 2100

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						Yes	No

Ad	B. R. Rau and C. D. Glaeser, Some Scheduling Techniques and An Easily Schedulable Horizontal Architecture for High Performance Scientific Computing, in <i>Proceedings of the 20th Annual Workshop on Microprogramming and Microarchitecture</i> , pp. 183-198, October 1981
Ad	J. C. Dehnert, P. Y. Hsu, and J. P. Bratt, Overlapped Loop Support in the Cydra 5, in <i>Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems</i> , pp. 26-38, April 1989.
Ad	TMS320C6000 CPU and Instruction Set Reference Guide, Tech. Rep. SPRU189F, Texas Instruments, Oct. 2000, Chapters 1 and 2.
Ad	TMS320C6000 Programmers Guide, Rep. SPRU198G, Texas Instruments, Aug. 2002, pp. 5-32 to 5-149.
Ad	M. S. Lam, Software pipelining: An effective scheduling technique for VLIW machines, in <i>Proceedings of the ACM SIGPLAN 1988 Conference on Programming Language Design and Implementation</i> , pp. 318-328, June 1988
Ad	B. R. Rau, M. S. Schlansker, and P. Tirumalai, Code generation schemas for modulo scheduled do-loops and while-loops, Tech. Rep. HPL-92-47, Hewlett Packard Labs, April 1992
Ad	D. M. Lavery, <i>Modulo Scheduling for Control-Intensive General-Purpose Programs</i> . Ph.D. thesis, Department of Electrical and Computer Engineering, University of Illinois, Urbana, IL, 1997

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.